Abstract-This paper deals with a new resonant gate-drive circuit for power MOSFETs. The proposed gate-drive circuit is characterized by a resonant inductor connected in series to the gate terminal of the MOSFET. It is possible to charge or discharge the input capacitance of the MOSFET by using the series resonance between the inductor and the input capacitance. Experimental results are shown to verify the viability of the resonant gate-drive circuit. As a result, the proposed resonant gate-drive circuit reduces its power consumption by a factor of ten, compared with a conventional one. A high-frequency MOSFET inverter driven by the proposed gate-drive circuits exhibits a high efficiency more than 99% at a 360-kHz and 1-kW operation.
I. INTRODUCTION
Power converters have required improvement of the power efficiency as well as reduction of size and weight especially in mobile information/communication devices, traction converters, power control units for electric/hybrid vehicles, and so on [1] - [3] . Passive components and cooling devices usually occupy a much larger space than power semiconductor devices in a power electronics building block. To reduce the size of the cooling device, the power converters have to reduce both on-state loss and switching loss in the converter power semiconductor devices.
Recent power converters tend to increase its switching frequency to reduce the size and volume of the passive components, such as inductors, transformers, and capacitors. A highfrequency switching operation however brings a increased switching loss to the power semiconductor device, which is proportional to the switching frequency. The latest power semiconductor devices have capability of a fast turn-on and turn-off to reduce the switching loss at a high-frequency operation. Wide bandgap semiconductors, such as silicon carbide (SiC), gallium nitride (GaN) and diamond (C), are expected to reduce the switching losses in power semiconductor devices as well as the on-state loss. Therefore, researches and engineers working in the field of semiconductor materials and devices have been trying application and development of wide bandgap semiconductors to power devices in the world.
Soft switching technology is one of the most effective solutions to reduce the switching loss, which is the approach from researches and engineers in the field of power electronics circuits and systems. Various types of soft switching circuits have been proposed and applied to power converters operated at a high switching frequency, leading to a great reduction of the switching loss as well as mitigation of electromagnetic noise.
On the other hand, introducing power devices with a low on-state voltage/resistance is the only way to reduce the onstate losses. Super junction structures make it possible to decrease the on-state voltage and/or resistance drastically, which has been introduced to MOSFETs and IGBTs as CoolMOS (Infineon), MDmesh (ST), CSTBT (Mitsubishi), and so on. Generally, the MOSFETs using a super junction structure has a relatively large input/output capacitance C iss and C oss , and a large reverse recovery charge Q rr in the source-todrain reverse diode characteristics. Switching losses caused by C oss and Q rr can be minimized by applying the soft switching technology to the converter circuit. However, the large input capacitance C iss results in a great increasing of the power consumption in the gate-drive circuit especially at a high-frequency operation. Resonant gate-drive circuits have been proposed to reduce the power consumption by using the resonant voltage/current across a series or parallel resonant circuit [7] - [11] . This paper proposes a new resonant gate-drive circuit turning the polarity of the gate charge by using the resonant current through a series resonant circuit. This circuit consists of four small-rated MOSFETs and a resonant inductor. The resonant inductor and the input capacitance in the MOSFET form a series resonant circuit, and its resonant current turns the polarity of the electric charge stored in the input capacitance. Therefore, no electric charge/power is theoretically consumed in the proposed gate-drive circuit, while a conventional gatedrive circuit consumes all of the electric charge in the gate resistor. The proposed resonant gate-drive circuit is suitable for high-frequency converters with a dc-link voltage higher than 200 V, because it has capability of applying a negative gate voltage to turn the MOSFET off. This paper theoretically discusses the operation of the proposed resonant gate-drive circuit, and shows the measured results of the power consumption in a prototype MOSFET gate-drive circuit. The experimental results reveal that the proposed circuit makes it possible to reduce the power consumption by a factor of ten, compared with a conventional gate-drive circuit. The prototype gate-drive circuits are applied to a 1-kW, 350-kHz inverter to confirm the effectiveness. As a result, the inverter demonstrated a good power conversion efficiency higher than 99% even when the power consumption in the gate-drive circuit is taken into account. II. A CONVENTIONAL GATE-DRIVE CIRCUIT AND ITS POWER CONSUMPTION Fig.1 shows a conventional gate-drive circuit widely used for driving power MOSFETs and IGBTs. Fig.1(a) introduces a half-bridge configuration using two small-rated MOSFETs S 1 and S 2 and two dc power supplies E 1 and E 2 . The circuit drives the main MOSFET Q through the gate resister R G . The dc power supply E 2 makes it possible to apply a negative gate voltage across the gate-to-source terminals to avoid a unwanted turn-on due to electromagnetic noise in relatively high-voltage applications. The voltage of the dc power supply E 2 is often set to zero in case of a low-voltage application. Fig.1(b) is a full-bridge configuration using four small-rated MOSFETs S 1 -S 4 and a single dc power supply E. This circuit configuration has the same gate-to-source voltage v gs as the half-bridge configuration in Fig.1(a) , when E = E 1 = E 2 . The following discussion considers the circuit configuration shown in Fig.1(b) . The small-rated MOSFETs S 1 and S 4 are conducting, and S 2 and S 3 are disconducting during period (B) shown in Fig.2 . Then, the input capacitance of the main MOSFET, C iss is charged with a first-order response, because the gate current i g flows from the dc power supply E to the gate terminal through the gate resistor R g . The time constant of the response is τ = R g C iss . The dc power supply E provides an electric energy as large as 2C iss E 2 [J] during this period, because the electric charge flowing through the dc power supply E is
The dc power supply E has to also provide the same amount of electric energy to the circuit during period (D). These electric energy provided by the dc power supply E is consumed in the gate resistor R g . Therefore, the power loss in the gate resistor, P g is given by
where f sw is the switching frequency of MOSFET Q 1 . In addition, the small-rated MOSFETs S 1 -S 4 short an amount of electric charge stored in the output capacitance C Soss out, when they are turned on. The dc power supply E should charge the output capacitance in each small-rated MOSFET again to compensate the lost electric charge. Thus, the electric power to charge the output capacitance, P s is given by
Therefore, the total power consumption in the gate-drive circuit, P d is the sum of P g and P s as follows:
Equation (3) implies that the power consumption P d is independent of the gate resister R g and proportional to the switching frequency f sw . For this reason, it is required for MOSFETs to reduce the input capacitance C iss in highfrequency applications. The charging and discharging time in period (B) and (D) depends on the time constant τ . It is required to reduce the gate resistor R g for a fast charging and discharging of the input capacitance C iss . However, the reduced R g may cause a resonance between C iss and a stray inductance. III. CIRCUIT CONFIGURATION Fig. 3 shows the circuit configuration of the proposed gate-drive circuit using a series resonant circuit, and Fig.  4 is a photograph of the prototype used in the following experiments. Table I shows the list of the key components and parameters of the prototype gate-drive circuit. The gate-drive circuit introduces a H-bridge configuration, which consists of two small-rated p-channel MOSFETs S 1 and S 3 , and two n-channel MOSFETs S 2 , S 4 . Complimentary MOSFET modules (TPCF8402, TOSHIBA) implemented into a two-inone package are used in the experiments, important electrical characteristics of which is presented in Table II .
The drain terminals of the n-MOSFETs S 2 and S 4 are connected to the gate and drain terminals of the main MOSFET Q through resonant inductors L g , respectively. The resonant inductor and the input capacitance of the MOSFET Q forms a series resonant circuit, whose resonant angular frequency ω R and period T R is given by
The gate-drive circuit turns the MOSFET Q on or off by using the resonant voltage applied across the input capacitance C iss . The resonant current, that is, the gate current, circulates among S 2 and S 4 , L g and C iss , and no current flows through the dc power supply E. Therefore, the power supply E provides a small amount of electric power to the gate-drive circuit. Moreover, the gate-drive circuit makes it possible to apply a negative gate voltage to the main MOSFET Q, leading to improving the reliability of the switching operation with a dclink voltage higher than 200 V. The prototype used an optical isolator (HCPL0930, AV-AGO) between the gate-drive and control circuits. Small RC circuits was inserted between the optical isolator and buffers to make a blanking time between the upper and lower smallrated MOSFETs and a delay time T C between the two legs, S 1 , S 2 and S 3 , S 4 . Damping resistors R d are connected in series with the upper small-rated MOSFETs S 1 and S 3 to suppress the unwanted oscillation caused by turn-on of S 1 and S 3 . A programmable logic device (PLD) is employed to generate the gate signal for the small-rated MOSFETs S 1 -S 4 .
IV. OPERATING PRINCIPLE Fig. 5 shows a simplified circuit of the proposed resonant gate-drive circuit. Fig. 6 is the waveforms of the gate signals for the small-rated MOSFETs, the gate-to-source voltage v ds , and the gate current i g in the main MOSFET Q.
At first, MOSFETs S 2 and S 3 is conducting during period (a), and thus the input capacitance C iss is initially charged at v gs = −E. In other words, C iss stores an electrostatic energy of W = C iss E 2 /2. MOSFET S 3 is turned off and S 4 is on at t = 0, and then the gate current i g begins to flow though MOSFET S 4 and the body diode in S 2 .
The gate current i g discharges the input capacitance C iss , the gate-to-source voltage v gs increases during period (b). Then i g and v gs have sinusoidal waveforms, due to the resonance between C iss and L g . The gate-to-source voltage reaches v ds = 0 at t = T R /4. The energy W is not stored in
Therefore, the maximal gate current i g max is given by
The gate current i g charges C iss during period (c). The gateto-source voltage reaches v gs = E, and the gate current equals i g = 0 at t = T R /2. MOSFET S 2 is turned off, and S 1 is on at t = T R /2, enabling to maintain the gate-to-source voltage at v ds = E during period (d). Therefore, the time delay should be set to
The gate current i g only circulates between MOSFETs S 2 and S 4 and the resonant circuit, and no current flows through the dc power supply E during periods (b) and (c). This means that the proposed gate-drive circuit does not have any theoretical power consumption. Fig. 7 shows an equivalent circuit, which includes circuit elements producing power consumptions in a practical gatedrive circuit. Resistors R Son represent the on-state resistance and capacitors C Soss are output capacitance in the small-rated MOSFETs S 2 and S 4 . Resistor R sg is the sum of the winding resistance in L g and the bonding and gate-pattern resistance 
V. POWER CONSUMPTION IN A PRACTICAL CIRCUIT
where R is the total resistance existing in the current loop, which is given by R = 2R Son + R sg . The maximal voltage of the gate-to-source voltage appears at t = T R /2, which is decreased by a voltage drop ΔE from E due to a power loss in R sg and R Son . From (5) and (7), the voltage drop ΔE can be derived as follows:
In period (e), MOSFET S 1 conducts to charge the input capacitance C iss by ΔE through the damping resistor R d . Then, the dc power supply E provides an amount of electric energy, which is equal to C iss ΔEE for the turn-on process shown in Fig. 8 . The dc power supply E gives the same amount of energy to the gate-drive circuit, Therefore, the electric power for compensate for the voltage drop ΔE is given by
Including the loss caused by the output capacitance C Soss shown in (2), the power consumption in the proposed resonant gate-drive circuit, P d is summarized by
Note that the power consumption in (10) includes the loss caused by all resistance R d , R sg , and R Son , because the consumption is obtained from the electric charge or power provided from the dc power supply E.
Reduction of R sg and R Son makes it possible to decrease the voltage drop ΔE and the power consumption P d , as shown in (10) . On the other hand, the power consumption P d is independent of the damping resistor R d . Thus, R d can be set to a large resistance value enough to damp the resonance between L g and C iss 2 .
VI. EXPERIMENTAL RESULTS
Figs. 9 and 10 show experimental waveforms of a conventional and the proposed gate-drive circuits. A gate resister of R g = 4 Ω was used for the conventional circuit, while a resonant inductor of L g = 260 nH was used for the proposed circuit. A metal-gate power MOSFET having a fast-switching capability (APT50M50: Advanced Power Technology) was used as the main MOSFET driven by the gate-drive circuits. The drain and source terminals were shorted out to measure a stable waveform, and thus, the drain-to-souce voltage was v ds = 0 V. Table III shows the electrical characteristics of the main MOSFET. Fig. 9 is the waveform of the conventional circuit. The gate-to-source voltage v gs and gate-current i g have first-order response with a peak value of 4 A. On the other and the resonant gate-drive circuit has a sinusoidal gate current whose peak value was 2 A, as shown in Fig. 10 . Fig. 11 shows measured results of the power consumption in the gate-drive circuits. The conventional gate-drive circuit has a power consumption of P d = 6.3 W, while the proposed one can reduce the power consumption to P d = 580 mW, which equals one tenth of that in conventional one. Table IV is the analytical results of the power consumption at a operating frequency as high as f sw = 500 kHz. Fig. 12 shows the relationship between a time delay T C and the power consumption P d at a operating frequency of f sw = 500 kHz. The time delay T C is the time difference from turn-on of S 2 to turn-off of S 4 . Setting the time delay T C to a half of the resonant, T C = T R /2 = 180 ns, makes it possible to minimize the power consumption P d . The increasing P d is not so much if T C does not meet to T R /2, because the gateto-source voltage v gs has almost no change around t = T R /2 as shown in Fig. 10 . Therefore, change in C iss or L g causes almost no increased power consumption. inverter in Fig. 13 performs zero-voltage turn on and off by using the output capacitance existing between their drain and source terminals, enabling to reduce the switching losses in Q 1 and Q 2 . Naturally-cooled copper plates of 15 cm 2 are attached on the MOSFETs as a heat spreader. In the following experiments, the dc-link voltage was set to v dc = 230 V, and a series resonant circuit was used as a load. Table VI summarizes the measured losses of the proposed gate-drive circuit and the estimated losses of a conventional one. A digital power meter was used to measure the dc input and ac output powers of the inverter, P dc and P out . The losses produced in each MOSFET, P Q , was calculated from surface temperature of the heat spreader in a steady state with a thermal balance. The power consumption in the gate-drive circuit, P d , is obtained from the dc-input voltage and current, when the half-bridge inverter is running.
The loss in the inverter circut P dc − P out was 8 W, while Table. 
Gate Driver Gate Driver Fig. 13 . A half-bridge MOSFET inverter used in the experiments.
[A] the losses in the two MOSFET was 2P Q = 7 W. The power consumption in the drive circuit was P d = 0.45 W, which equals only 0.1% of the inverter output power. Thus, the conversion efficiency considering the power consumption was η = 99%. The power consumption in the conventional drive circuit can be estimated as 2P d = 9.3 W, which is generally obtained from the total gate charge Q g . The power consumption P d is larger than the MOSFET power loss P Q , because the inverter introduces a zero-voltage switching operation and uses a MOSFET with a low on-state resistance. As a result, efficiency of the conventional circuit was estimated as only η = 98.2%. VII. CONCLUSIONS This paper proposes a new resonant gate-drive circuit using a series resonance between a resonant inductor and input capacitance of the driven MOSFET. The proposed gate-drive circuit theoretically consumes no electric power, leading to reduction of the size of the gate resistor and heat produced on the circuit. The theoretical analysis reveals that the proposed circuit makes it possible to reduce the power consumption by a factor of ten, compared with a conventional gate-drive circuit. The experimental results obtained from a 1-kW, 350-kHz halfbridge inverter exhibits a good conversion efficiency as high as 99%. The proposed resonant gate-drive circuit is suitable for high-frequency converters with a dc-link voltage higher than 200 V, because it has capability of applying a negative gate voltage to turn the MOSFET off.
